TL;DR
A developer has successfully ported the Project Oberon operating system to RISC-V hardware, replacing the original RISC-5 architecture. This development was shared on Show HN and highlights potential for open-source OS portability to new CPU architectures.
A developer has demonstrated a functional port of the Project Oberon operating system to RISC-V hardware, replacing its original RISC-5 architecture. This development was shared on the platform Show HN and signifies a step toward broader hardware compatibility for the historic OS system.
The project was shared by an individual developer on Show HN, showcasing a version of Project Oberon running on RISC-V, an open-source CPU architecture gaining popularity for research and custom implementations. The port replaces the original RISC-5 architecture, which was used in the initial design of Oberon. According to the developer, the port is operational, allowing the system to boot and run basic tasks on RISC-V hardware.
There is no indication that this port is officially supported or maintained by the original Oberon creators, but it demonstrates the feasibility of adapting the OS to alternative architectures. The developer provided technical details and code snippets, indicating that the port involved modifying low-level hardware interfaces and adapting the system’s boot process to RISC-V specifications. The project is currently in a proof-of-concept stage, with some features yet to be fully tested or optimized.
Potential for Open-Source OS Portability to RISC-V
This development matters because Project Oberon is a historically significant, minimalist operating system designed by Niklaus Wirth and colleagues at ETH Zurich. Porting it to RISC-V, an architecture that is gaining traction in academia and industry, could open pathways for educational use, research, and hobbyist projects. It also demonstrates that well-defined, minimalist OSes can be adapted to modern, open-source hardware architectures, potentially inspiring similar efforts for other legacy or niche operating systems.
While the port is not yet production-ready, it signals that open-source, minimalist OSes like Oberon can be made compatible with emerging CPU architectures, fostering diversity and innovation in OS development and hardware design.
XIAO ESP32C3 3PCS Pack – RISC-V Tiny MCU Board with Wi-Fi and Bluetooth5.0, Battery Charge Supported, Power Efficiency and Rich Interface
- MCU Core: ESP32-C3 RISC-V 32-bit chip up to 160MHz
- Development Compatibility: Supports Arduino, MicroPython, PlatformIO, and more
- Wireless Connectivity: Wi-Fi and Bluetooth 5.0 with 100m range
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Historical and Technical Background of Project Oberon and RISC-V
Project Oberon was developed in the 1980s at ETH Zurich as both an operating system and programming environment, emphasizing simplicity and efficiency. Its design has influenced educational OS projects and minimalist computing. Originally, Oberon ran on specialized hardware based on RISC-5 architecture, which was designed for educational purposes and limited commercial use.
In recent years, RISC-V has emerged as an open-source CPU architecture, promoted for its flexibility, extensibility, and absence of licensing restrictions. It has gained popularity among researchers, hobbyists, and some industry sectors for developing custom hardware and experimenting with OS ports. Prior to this development, there had been no publicly documented effort to port Oberon to RISC-V hardware, making this a notable milestone in OS portability.
“The port is functional and can boot on RISC-V hardware, demonstrating that Oberon can be adapted beyond its original architecture.”
— Developer on Show HN
VisionFive2 RISC-V AI Single Board Computer Based on JH7110 SoC Quad-core 64bit Processor 3D GPU Onboard LPDDR4 8GB RAM WiFi & HDMI for Vision Application Support Linux (Early Bird with WiFi)
- High-Performance SoC: JH7110 quad-core 64-bit processor up to 1.5GHz
- AI Acceleration: Supports Vision DSP, NVDLA, neural network engine
- Graphics Support: Supports OpenGL, Vulkan, FFMpeg demos
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Extent of Port Stability and Future Development
It is not yet clear how stable or complete the RISC-V port of Oberon is. The port appears to be in early stages, with some features untested or incomplete. The developer has not announced plans for official support or further development, and it remains uncertain whether the port will be maintained or expanded for broader use.
CPU DIY Kit TD4 Make a Simple 4-bit CPU By Yourself Open Source Software and Hardware Including PCB and All Components (PCB and Components)
- Shipping includes PCB and components: 1 piece TD4 kit with PCB and parts
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Next Steps for RISC-V Oberon Port Development
Further testing and optimization are expected to improve stability and feature completeness. The developer may release more detailed documentation or code updates. Community interest could lead to collaborative efforts to refine the port, potentially enabling wider experimentation with Oberon on RISC-V hardware. Monitoring developer activity and community feedback will be key to assessing the project’s future trajectory.
WCH-Link Download Debugger Risc-v Framework Mcu Online Debugging SWD Interface Chip Programming
- Debugger Type: WCH-Link Download Debugger
- Supported Framework: Risc-v
- Application: MCU Online Debugging
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Key Questions
Is the RISC-V port of Project Oberon officially supported?
No, the port was shared as a personal project on Show HN and is not officially supported by the original Oberon team.
Can I run this port on commercial RISC-V hardware?
It is currently a proof-of-concept; compatibility with specific hardware has not been confirmed. Users should expect experimental status and potential stability issues.
Will this port be maintained or developed further?
There are no announced plans for ongoing development. Future activity depends on community interest and the developer’s intentions.
What are the benefits of porting Oberon to RISC-V?
This demonstrates the portability of minimalist operating systems and could facilitate educational use, research, and experimentation with open hardware architectures.
How does this development impact the open-source hardware/software ecosystem?
It highlights the potential for legacy and niche operating systems to be adapted to modern, open-source CPU architectures, encouraging innovation and diversity in OS development.
Source: hn
